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SUMMARY
The general principle of printing is defined in •which 
a recording surfpce is drown post a single row of writing 
points for recording text in mosaic form in line-at-a-time 
mode• This principle is assessed for diverse methods of 
recording. Retails ere given of recording by magnetic:means•
A system for addressing magnetic recording; heads has 
been developed and detailed discussion is given of basic 
design considerations, both for general addressing systems, 
and for the particular case of a printer having 132 character 
per line, 9 mosaic columns per character,-and a character 
repertoire of Q6, for use on a 2400 baud channel.
Operation at 1800 lines per minute has been'achieved 
and a specimen of the print quality obtained is given.
Recommendations and suggestions for further work and 
system extensions conclude the study.
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INTRODUCTION |
This work was conducted at the ITT Creed Research and 
Development Laboratories, Burgess Hill, Sussex, in the 
Department of Applied Research, during the period October 
1968 to March 1970. '
It represents part of the study required to assess the 
technical feasibility and commercial viability of a medium 
speed ferrographic dataprinter for use on a 2400 baud channel* 
These studies were jointly undertaken by the Standard Telecom­
munication Laboratories Ltd* (STL) Harlow, Essex, and ITT 
Creed•
The basic research on the ferrographic process, recording 
head design, magnetisable surface, and magnetic ink, was the 
responsibility of STLc The application of this information 
in the design of a medium speed printer, and the practical 
realisation,, was the objective of ITT Creed, and culminated 
in a demonstration of an analytical machine at the ITT 
headquarters in Brussels during March 1970® •
The following sections pertain to the author’s work in 
developing a head addressing system with the associated logic 
necessary to simulate accurately the full speed printing 
capability of a medium speed line-at-a-time dataprinter*
CHAPTER 1 I \ .
NON—PERCUSSIVE PRINTING '
The speed of modern transmission systems lias increased 
considerably over the past decade such that printers empl03^ -
1-5
ing percussive techniques have become both .costly and.
unreliable.. Current trends are towards non~percussfve 
printing, thereby avoiding the problems imposed by mechanical 
inertia.
There are numerous methods of non-percussive printing 
and the more common of these which have already been exploited 
will be briefly discussed.
1.1 Xerographic printing with electrostatically charged
1,; 3, 6-8
paper. '
In this method a sheet of paper is drav/n past an array 
of recording styli. A negative- voltage applied to-the styli 
causes spots of excess charge to be deposited on the paper 
surface* The charged patterns are then made visible by'powder 
application* A heater permanently fixes the ink by softening 
a thermoplastic coating on the paper*
This system although having a very high speed capability 
suffers from the disadvantages that a high voltage is needed 
which is not compatible with modern semiconductor techniques, 
and that special paper is required* In addition the performance 
deteriorates in humid atmospheres and multiple copies are not 
available unless the input data is re-interrogated•
In this system a precharged photo-conductive selenium 
drum is exposed to a. pattern of light from a cathods-rry 
tube "which discharges selected areas® Charged powder is then 
cascaded on to the drum, which adheres to these areas, 
forming the pattern in powder® Paper is brought into contact 
with the drum and the powder transferred electrostatically* 
Finally the powder is fixed by heating*
The method suffers the same disadvantages as the electro­
static system except that special paper is not required*
3, 10, 11
1«3 Kagne t i c pan er
3
One method records mosaically and uses permeable pins 
arranged in a helix round a drum, their ends passing close to 
a bar which can be magnetised in accordance with given signals. 
The paper is placed between the pins and the bar, and if the 
bar is magnetised a strong field exists between the point of 
the pin and the bar, which magnetises the special paper* With 
.this is used a inosa.ic character generator comprising a 
cathode-ray tube with the repertoire cut out of a mask which 
is scanned in time with the passage of the pins past the bar, 
and the resulting scans are photo-electrically sensed, 
amplified,, and made to govern the field of the bar* However, 
any form of character generator could have been used,
10
Another method uses shaped magnetic poles arranged 
round the periphery7- of a drum* A sheet of magnetically coated
paper passes tangentially to the. drum, and. on the other side 
of the paper there is an electromagnet® By pulsing this 
electromagnet at the correct time the required character is 
magnetised on the paper* Subsequent powdering visualises 
the character, and heating fixes the print®
Both methods suffer the disadvantages of special paper, 
which is expensive and has a limited usable life®
1,3, 5, 12
l*k Electrolytic*
One method uses a single turn helix wound around a drum® 
Moistened paper is sandwiched between the helix and an iron 
bar* As the drum rotates,■the point of contact between the 
helix and the paper varies, thus enabling the complete' page 
width to be scanned* Modulation of the potential between the 
helix and the bar allows text to be built up in mosaic form 
by electrolytic deposition of iron on to the paper* It 
suffers the disadvantages that the paper rolls must be 
transported in sealed containers and that some 5 inches of 
paper is lost due to drying out of the paper*
Another method uses ordinary teleprinter paper wound 
round a tellurium platen® Underneath the platen is a -wetting 
device which moistens the paper to make it electrically 
conductive* Pins in the recording heads slide with slight 
pressure over the rear side of the paper* The tellurium 
platen Is connected to the negative side of a supply* If the 
pins are energised by connecting them to the positive side 
of the supply, current flows and tellurium is electrolytically 
dissolved from the platen, and transported into the paper*
Neither of the tvo foregoing- methods can yield; -multiple' 
copies «
1, 3, 13-15
1*5 Electro the rm a 1 «
This method makes use of the riiscolouration which takes 
piece with certain chemicals when heated• Some systems 
generate the heat by the passage of an electric current 
through the paper, whilst others rely on conduction from 
small heating elements acting as the recording transducers. 
These transducers build up the character as an array of dots. 
The method requires special paper.
3.. 6 Sumninrv
The common methods of non-percussive printing have been 
discussed. They are electrostatic, magnet, electrolytic, and 
thermal, and their relative merits,and de-merits have been 
pres en ted.
CHAPTER 2
THE FERROGRAPHIC PROCESS 
16, 17
STL have developed a process whereby the patrern
to be printed is first recorded^ on to a magnetic surface by 
means of an in-line configuration of recording heads* This 
is achieved by movement of the magnetic medium relative to 
the heads, which builds up the pattern as an array of dots*
App.lica.tion of a powder comprising resin coated ferromag­
netic particles results in the powder clinging only to the 
magnetised areas, giving visual, indication of the pattern.
The magnetic surface is then placed in intimate contact.with 
ordina.ry paper thereby transferring most of the powder to it® 
Heat is then applied to melt the resin and seal the print.
STL have designated this process as FERRODOT Qy .
2*1. Application to page printing
For a page printer the magnetic surface takes the form 
of a drum, which'Is. spanned by a line of recording heads,
6 mils apart. Pvotation of the drum builds''up the character 
mosaics in a lire-a.t-a-time mode. Around the drum periphery 
is a powder application station, scavenging station to collect 
surplus powder, and an erasure station to remove the recorded 
pattern of dots in readiness for the next recording. The 
paper leaving the drum surface passes a heating or fixing 
station before egressing from the machine*
*• Registered Trademark
The PERRODOT process does not suffer from any ox the
disadvantages -outlined earliernamely,
(a.) High voltages
(b) Effect of humidity
(c) .Re-interrogation of input data for
mu11 i p1e copies
(d) Use of special paper
and in addition has a dot writing time of less than 1 micro­
second thus enabling very high speeds to'be obtained. The 
only other system at present, whose speed is comparable is 
the electrostatic system, all others being significantly
slower. A speed comparison of the various techniques has
1 ;
been made by Stirling and Mason and■is included in
Appendix Al At the present state of the art, drum periphery 
speeds of 30 inches per second are possible, corresponding 
to about 12,000 lines per minute.
The FERRCDOT process has the potentiality of producing 
multiple copies since the magnetic flux pattern is essentially 
non-volatile. However, for this application,' certain constrain 
must, be imposed on the system. These are :-y »v .• -
(a) The message length must’not,exceed the drum
capacity.
(b) Either
(i) It must be possible to hold up tranS' 
mission while additional copies are
being produced, or
(ii) sufficient drum recirculations can be
made before the next line of text is
received or •
..Figure 1 shows the block diagram of the organisation 
of a medium speed Ferrodot dataprinter operating in a line- 
at-a-time mode.
Data is receivedserially over a line from the data
source, and is converted into a parallel code. As each
character is parallelised, it is placed into a collection
store of capacity 10 characters * When the collection store
is .full, its contents are transferred rapidly into an action
store of capacity 132 characters, thereby leaving the former
ready.to receive the next 10 characters. The purpose of the
collection store is to act as a buffer between the action
store and the serial-to-parallel converter during the printing
period, when, a new line of information is being received.
Since-, transmission cannot be held up, it is temporarily stored
in the collection store. The capacity of 10 characters is
based on the shortest line to be accomm.oda.ted, which is
limited by the drum stepping mechanism. This mode of operation
does however result in an economy of storage and. has been
18'
fully documented • The collection store fills again aim 
is emptied into the action store and this process rex>eats 
itself until an end of line signal is received, which initiates 
the printing cycle.
The action store which has accumulated a line of text is 
now operated such that successive characters appear at its
received© Hence, the first character, corresponding1 to the 
extreme left hand character in the line , appears first at 
the output of the action store© After being clocked once
the second character appears at its output, and after 132
i
clock pulses, the last character in the line appears« Since 
the output of the action store is in a parallel 7*~unit code, 
it must be translated into a mosaic code. This process is 
achieved firstly by decoding the 7~unit code into all of its 
128 combd .nations, which are then encoded b}r the mosaic 
generator* As successive characters reach the generator for 
the first time it emits the mosaic elements for the top rows 
of the character mosaics. This is shown in figure 2 where the 
top row mosaics correspond to row 1. Therefore when the action 
store has been circulated once, all the top rows of pj.l the 
characters in the line have been emitted from the mosaic 
generator*
Next the action store is circulated again and as - the 
characters reach the mosaic generator for the second time,
■so the elements for the second rows are emitted* This process 
repeats itself until all the rows of all the characters have 
been emitted, and must be completed i:i the arrival time of 
the next 10 characters, which have accumulated in the collection 
store and require to be transferred into the action store*
Each mosaic row emitted has to be delivered to the 
recording heads which correspond to the character in the line 
of text of which that row forms part.
The delivery path for each, row emitted differs from 
that of its predecessor, so that after each row is delivered, 
the old path is broken and a new path is set up.
There are many different ways in which the heads 'may. be 
addressed and. the criterion of least cost must operate to 
indicate the preferred switch deplowient. ,
2.3 Summary
The 'Ferrographic. process has been discussed with 
particular reference to page printing. A Ferrodot dataprinter 
lias been described and the requirements for a head addressing 
system defined.
CHAPTER' 3 !
READ CxHOTJPIKG AND SELECTION I'
The following sections discuss the fundamental timing 
and switching considerations for the recording head current 
and serve to disclose the diversity of switch deployments 
for the case of a printer having 132 characters per line of 
text, 9 mosaic columns.per character, and an input data rate 
of 300 characters per second* Based on the foregoing 
considerations and disclosures, an optimum arrangement for 
addressing' the recording heads is evolved.
3.1 Method of Record ing
STL advise a method of recording,, by simultaneously
energising two adjacent heads (but of opposite polarity)' 
and using the surface of the drum to complete the magnetic 
circuit. This method, although requiring 10 heads as opposed 
to 9} means that twice the magnetising force is available for 
recording each element, and this is accompanied by a corres­
ponding reduction in writing time. To produce alternate 
polarities, each head could be alternately wound or the 
directions of the currents could alternate. Alternate winding
has the advantage of eliminating the problem of arranging the
circuitry to route current in opposite directions through 
adjacent coils.
It will therefore be assumed that the method of alternate 
winding (as opposed to alternate current) will be adopted.
3.2 Magnetic Recording Heads
For the heads being used, a current of 1 ampere simultan­
eously in two adjacent tracks is necessary. The d.c.
resistance of the. head is 3 ohms and the inductancej 0,5 
microhenries, For the head elon.e a supply of about 5 volts 
(with a suitable series resistor) suffices to achieve the 
required current, However, lien connecting leads of up to 
1 foot length are allowed for, a supply voltage of |ip to 
30. volts may be required, in order to achieve a high enough 
rate of change of current.
The necessary dwell period for the current in a pair 
of heads is 500 nanoseconds,
3,3 Speed of Operation
It is required to operate at 300 characters per, second 
with a short line capability of 10 characters. Since it is 
not permissible to hold up transmission and an endless 
succession of 10 character lines may be received, a line of 
text must be recorded in the arrival time of 10 characters, 
that is, 33-niSe Of this 33 mS only 1^ are available for 
actual recording, the rest being lost by virtue of the space 
between 3.ines, In this space acceleration and deceleration 
of the drum occurs, as the drum advances stepwise with 
variable-duration inter-step pauses to acccmmodpte' variation 
of arrival time of long and short lines.
Since each character is based on a 9 x 15 dot matrix, 
the number of dots per line of text isr-
9 X 15 X 132 = 17,820 
and these must be written in 1^ ! m S , giving only 0,8 yS per 
dot when only one dot is written at a time.
3*^ Si.rjtelling; Cor.siderations .
3 *k»l S wjteh Tlminv
For reasons of economy, it is proposed that the 1320
recording heads (.132 characters X 10 heads/character) "be 
orientated in a-matrix, accessing of individual pairs of 
heads being by switches inserted in the control lines* With 
this arrangement it is necessary to incorporate a diode in 
series with each head to prevent sneak paths*.
Of the switches in the control lines, some must be 
used for data injection which feed a number of groups of 
heads, and these will be -called' data switches* The remaining 
switches - which determine the group of heads being selected 
will be called group selector switches*
Since there is only 0.8 pS available to record a dot 
(that is, to energise a pair of heads), the available time
for turn-on and turn-off of the switches, is limited. If
however more than one dot is written at a time, the available 
turn-on and turn-off time for the'switches is increased, 
However, as the number of dots written simultaneously incfeas 
so does the current rating of the group selector.switches•
The corresponding times and currents for 1, 2, 3> 5 
and 9 deliveries (that is, 9» 3? 3» 2, 1 simultaneous 
energisations) based on a 500 n.S dwell time, are as follows
- 23-
2\To* of Deliveries Time Ava±1ab1e 
p er d e 1 iv ery
( us)
Turn-on plu s 
Turn-o ff 
( pS)
Current
(amp s)
.9
CO*o
[\
Oc 3 2
i
. 5 1.45 0..95 | 3
3 2.4 1.9 4
2 3.6 3.1 6 -
1 7.2 6.7 10
.Now in order to operate correctly it is necessary to 
satisfy the.following conditions
a) After the current in a pair of adjacent heads.has 
reached its maximum value, the duration of that 
current is sufficiently long so as to magnetise 
the drum satisfactorily*
b) (i) The group selector switches must be 
suitably rated to pass the sum of all .'the current
- '.-flowing concurrently in the heads in that group*
(ii) The pairs of heads being stimulated at any 
one time, must be sufficiently remote from one 
another so as not to introduce cross-talk effects
c) Whenever the group selection path is broken it' is 
necessary to ensure that:-
(i) Before the (n + l)th grouT> of information 
is fed to the data switches, the n ’th group 
selection path is broken*
(ii) Before the (n. + l)th. group selection path 
is set up the n 1 th group data switches have been 
turned off*
The result of (a) not being satisfied will be reduced’ 
recording density* Violation of (b) (i) nay cause reduced 
life and eventual fsiilure of the group selector switches.
For (b) (ii) the cross talk effect will manifest itself as 
additionaJ. dots. This can be seen by considering the effect 
of writing dot 1 and dot 3 in any. character simultaneously,
To write dot 1, heads .1 and 2 must be energised. To write 
dot 3j heads 3 and k must be energised* Therefore when dots 
1 and 3 are written, dot 2 must automatically he written, 
since heads 2 and 3 are energised simultaneously-. This 
condition is erroneous and must therefore be avoided.
Conditions (c) not being satisfied will also result in 
additional dots,
■ \ 1 ■ >
Various ways of ensuring that the required conditions ar«
• • 1 i,
• : \ \ ;
not violated will be briefly discussed. ) ' F
3*^ -® 2 Arrangement of Timing
By arranging' the timing as shown in Figure 3j which say 
represents the data switches, switch 2 turn-on is delayed 
from switch 1 turn-off by an amount dependent on T. In order
to achieve this a multiphase clock may be necessary7". •
3.^.3 Arrangement of Logic
By grouping the heads in two electrically isolated 
matrices, and arranging the logic such that when- one matrix
is operating, the other is relaxing, the time available for 
turn-on and turn-off is considerably increased* Similarly 
the heads may be arranged in more t3ian two groups with further 
increase in relaxation time. the disadvan.ta.gos of such an, 
arrangement are:- ■
(a) More address snitches are required for any given
number of heads • If it is . as-sumed that each matrix 
or sub-matrix is arranged in a square array the 
number of switches required is minimised. Thus 
if N heads are to be addressed in a single array 
the optimum dimensions are a by "^n matrix
giving a total, of z J'tl switches. If these K heads
are now divided into 1 x 1 groups each with n heads,
■ x
the optinium choice of dimensions of these sub­
matrices must be J"n by Jn and the total number 
of switches required is 2x J~7i. Thus the number 
of switches is increased by:- ;
2x Fn. -  2 T n  =  ( I k  - i) x 100-
&
This does not necessarily imply that the cost will increase 
by this amount unless it is. assumed tha.t all the switches 
inserted in both X and Y address lines, cost the same.
For the proposed system, the group selector switches are 
lively to cost more than the data switches since they carry 
twice as much current. However, whatever the cost differentia
between group selector and data switches, the multiple 
matrix arrangement will .always b e m o r e  expensive.
(b) Extra buff ex' stores and logic are required since
the mosaic generator mast now be time-d.ijvision-
1
multiplexed between the two arrays« j
3ekek Arrangement of Circuit
To ensure an adequate dwell time for the head current,
the available time for turn-off followed by turn-on is limited,
and to ensure that the transistors operate within this period,
careful worst case design is necessary*
3*5 Group Selection Syr it ch. Pattern
There are 132 characters per line, and groups of
characters are selected by means of group selector switches*
In series with these switches, are placed data switches, which
are used t o ‘inject the mosaic data*
Table 1 shows the various switch patterns for a single
head matrix*
Table 2 shows the Same switch patterns but for two 
electrically isolated matrices, as discussed in Section .3*^*3*'
The corresponding logic .'diagrams for Table 1 are shown 
in Figure k and Figure 5*
3*6 Evolution of the Final Matrix
From Tables 1 and. 2 it is clear that the two main head
Table I. Group Selector Switch Patten' 1
Group 
Selector 
Suitch
Position 
of Data 
Switches
Number 
of Group 
Sv: itches
Number of 
Switches on 
Data Side of
Total number 
of
Switches
Pattern with
Hes’pect
on non­
date side
ho ads Rated for 
1n 1 heads
'Hated for 
1 head
to heads of heads Group pa -j^ p
66 ■ x 2 Adjacent 66 2 20 68 20
44 x 3 « hh 3 30, k7 30
33 x b 33 h ho 37 ho
22 x 6 « 22 6 60 28 6o
I? x 8 K* 17 8 80 25 SO
12 x 11 U 12 11 110 23 110
66 x 2 Remote 66 20 10 66 30
hh x 3 *? h.1*. 30. 10 hh ho
1 
. |
cpca v» ■ . 33 ho 10 ’(d'N 33; 1 50
22 x 6 n. 22 6o 10 22 70
17 x 8 « 17 80 10 17 90
12 x 11 u 12 110 10 12 120
TabTe '2 • Group selector switch Pattern 2*
EACF . Ml?•TOR GROT TP
Group
Selector
Switch
Pattern
Position 
of1 Data 
Switches 
with 
respect 
to head
Number 
of Group 
Switches 
on N on- 
rietn side 
of head
Number 
Switch 
data s 
of he?
Group
of 
.es on 
id e 
d
Da ta
Total
°
■Swit
j'ci ued j 03
’in’ heads
Number , j 
-r |
ch fis j 
Rated Pot! 
1 head j
33 x 2 Adjacent 33 2 20 70 40 j
1
22 x 3 « 22 3 30 50
tI
60 J
17 x V- ti 17 h ho hZ
t
SO I 
I
ll x 6 >n 11 6 6o 34 120 j 
!
33 x 2 • Remote 33 . 20 10 66
1
60
22 x 3 u 22 30 10 hh 80
17 x h ■? 17 ho 10 3h 100
11 x 6 11 6 ° 10 22 l4o
group arrangement is more expensive than the • single main 
hea.d group arrangement♦ It was therefore proposed, that a 
single main head group arrangement'be adopted*
To eliminate the effects of switching transients it was 
decided to arrange the logic such that one data switch was 
turned off before the next one was turned on* This meant 
that under no circumstances would the current in the group 
selector switches be more than 2A* The reason for this ; 
decision and the decision to write only one dot at a time was 
due to the cost of' the group selector switches* At the time 
the cost or a M-A device-was''significantly higher than that 
of a 2A device *
Study of the relative cost of a 2A and 1A switch, 
including the necessary driver stages revealed a 2:1 ratio*
Using this 2:1 ratio of costs in conjunction with Table 
1 the minimum cost was found to occur with a 33 X h switch 
pattern, and the data switches positioned adjacent to the
heads * V ; !
• : P '*
\ \\ .
Now it was shown in Section 3«^*1 that the time
available to write a dot is 0*8 pS, and of this, 0*5 pS
is required for actual recording, the remaining 0*3 pS- being 
available for turn-on and turn-off of the switching elements. 
Since in general the turn-off time of a transistor is longer 
than the turn-on time, due to storage effects, it was decided 
to allow 0*1 p.S for turn-on and 0*2 pS for turn-off. Now 
to have used transistors with similar switching times at 
the currents concerned would have proved prohibitively costly.
since,"■although, the matrix had been optimised, hO dots 
and 33 group selector switches were still required* In 
order to permit the use of relatively slow and cheap 
devices for the data and group selector switches, it was 
decided to insert in series, high speed switches*
The S3rstem is shown in Figure 6 which represents part 
of the head matrix* The group selector switches are arranged 
in two groups, each group being returned to the supply via 
the high speed switches HS1 and HS2. The' data switches are 
also arranged in two groups, DSl-l/lO and BS3~l/lO being- 
fed with one set of data whilst DS2-l/lO and DSh-~l/XO is 
being fed with another* The operation will now be described 
for the case of a. continuous line of dots across the page..
Consider data being fed to groups 1 and 3? this 
information representing the first row of the first character 
in the line* Since sequential operation is to be employed, 
initially only- the first two switches' in each group will be . 
closed, i.e. DSl-l/2 and DS3— 1/2® Also at this time assume 
that the group selector switch G-SS1 is closed. Now if HS1 
is closed, current will flow through a pair of heads and 
record the first dot of the first character* Up to and during 
this period however, the data switches in groups 2 and k and 
GSS2 are being primed, i.e. base current is allowed to flow, 
although no collector current passes since HS2 is open.
Now HS1 is opened and ITS2 is closed. This diverts the current 
to another pair of heads and records a dot in the second 
character. -Bjr-.the end of this second recording, groups 1 
and 3j and GSS3 have been primed, such that when KS2 is opened
and KS1. is closed again, current is diverted yet agjain to 
another pair of heads in the third character* Nor the time 
between RSI turning off and then on again represents the time 
available for GSS1 to turn off* Hence GS1 may be slow compared 
to H S 1 • After the first dot in the first four characters has
i
been recorded, the second dots are each recorded in turn in 
a manner 'identical to the above* The time between the group 
selector switches turning off and then on again represents 
the time available for the data switches to turn off and hence 
the data switches may be slow relative to the group selector 
switches *
Next it was decided to study the economics of .making 
the h . group selector switches high speed elements, and 
eliminating HS1 and 1132* Results indicated that there was 
little to choose between h slow elements plus 2 high speed 
elements, and h high speed elements * The latter was selected 
since the logic complexity was reduced*
This technique of introducing high speed switches to 
permit the use of slower devices for the group selector 
switches, can also be applied to those group selector switches 
remote from the data switches* In this case 3 such switches 
are required, since 33 is not divisible by 2 * *
Since this system relies on having two sets of data 
available concurrently, it becomes necessary to staticise the 
output of the mosaic generator, but as only one dot is written 
a time, it is only required to store one dot of information 
for two characters*
Based on the foregoing- considerations the resultant
, , . I . ■
matrix is a 4-dimensional array ana is shown m  Figure /#
The high speed switches HSl-t control the current.flow whilst 
the data switches DSl/2/3/^/l-lO control the injection of the 
mosaic code for any block of h characters. Selection of any 
particular block of h characters is by the* group selector 
switches GS1—335 with the required speed being provided by 
the high speed switches HS5-7*
3*7 Summary
A matrix has been evolved based on a criterion of least 
costs taking into account the method of recording, speed of 
operation, and limitations of the swit.chS.ng elements.
CHAPTER k 
DESIGN OF SWITCHING' CIRCUITS
In order to satisfy the conditions discussed earlier* 
it is necessary to design the switching- circuits with known 
transient responses. Other considerations are power 
dissipation in the switching- devices, and the transient 
response of the complete head matrix*
The following sections examine these and other consider­
ations in detail and discuss the design of the switching 
elements *
■ h «1 Transition times of transistors
Much lias been written on the subject and is available 
. . . 10 - 21
m  the literature. The expressions which will be
, lC-
used here, are the original 'Ebers and Moll1. equations.
For the common emitter configuration, they are :-
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where j
t ' is the time tnken for1 the collector current to rise
from 10 per cent to QO per cent op its maximum vnine,
t is the storage time end is measured from the. time the
Lforward base drive ceases to the time the collector
|
—  current starts to fall.
is the time taken for the collector current to fall 
from 90 per cent to 10 per cent of its maximum value, 
is the normal cutoff frequency 
U)% is the inverted cutoff frequency 
is the norma,! alpha 
es<i is the inverted, alpha 
X-k is the forward base current
I, is the reverse base current
2
X is the maximum collector current c
Prom the above equations it can be shown that the 
transition times are related to the cutoff, frequency of the
device and it is this parameter which was used for device
.selection.
4.2 Power ratings of switches
So as to design the switches for reliable operation it
is essential that the power dissipation of the transistors 
does not exceed their rating. Now the transistors used in 
the system will have different power dissipations depending 
on their current carrying capacity, duty ratio and response 
times. -
A general expression for the power dissipation in a 
transistor is given below, the full derivation being given 
in Appendix A2, This expression does not take into account 
the power dissipated in the b^se region during transients, 
and assumes that the thermal time constant of the transistor 
junctions is large compared with the periodic time of the 
current«
P = A + B + C + D + B .
where
t
r
Rise-time 
energy
On-time
energy
C = I, (V oe(off)/6 + Vce(sat)/3)*tf Fall-time
D = I Off— time 
energy
Rase on 
time 
energy
and
T-j is the duration when the forward base current is 
present
Tp is the duration when the forward base current is 
absent
^ce( off) is the voltage between collector and emitter 
in the off condition
*» r
ce(sat) is the saturation voltage between collector 
and emitter
is the base-emitter voltage during the on 
condition
is - the. maximum collector current during the on 
condition
is the collector leakage current during the off; 
condition '
Effects of Inductance end Capacitance
With a 0*5 pH coil inductance and a 30 volt supply;, 
and perfect switches the rise time is ideally less than 50 
n S * In practice the actual rise time Kill be greater than 
this becuase of
(a) Stray inductance and capacitance due to wiring
and unselected paths
(b) The response time of the switches
It is very difficult to predict accurately the magnitude 
of the strays, but it is possible by choice of arrangement, 
to minimise the stray capacitance* Table 3 shows the loading 
( i • e* paths to unselected heads and switches) for a single 
head matrix * Clearly some of these loadings will reduce for
1 V
a multiple head matrix* ' i
h . h He ad c onsidere t ion s
Table h shows the number of wires required to feed the 
head system-when the blocking diodes are mounted at the head, 
and all interconnections made*
With the blocking diodes remote from the heads, the 
number of wires required increases to more than 1300*
Vbe
^niax
Tceo
'4'. 3
Table 3» LOADINGS
Group
Selector
Sv:±tcli
Pattern
Position of 
Date Switch 
vi th 
Respect to 
Head
GSS 1 
Goading 
Paths’
GSS 2 
Loading 
I’a ths
Data 
Suitch 
Loading: 
Paths
66 x 2 Ad j a. cent 10 20 66
44 x 3 >ri 10 30 44
33 x h 10 4o 33
22 X  6 « 10 6o 22
17 x 8 10 80 17
12 x 11 ss 10 110 12
66 x 2 Remote 6 6 20 2
hh x 3 hh 30 3
33 x h is 33 40 4
22 x 6 22 6o 6
17 x 8 17 80 8
12 x 11 ts 12 110 11
Table k « Torminarbion ; cliocles ad jn cert fc to head
Grouj.) Position of To a of Dires
Selector switch Data switch
pattern v/itli respect
to head
66 x 2 Adjacent 86
33 x •'! i ? 73
2 2  x  6 « 82
I 
*“* W
1 
' 
CO
1 1 ! I 
: 5 1 97
12 x 11 t l 122
66 x 2 Demote . 86
33 x h i n 73
22 X  6 i t 82
17 x 8 97 ’ j
12 x 11 122 |
Clearly. from a rnanufecturing point of view it is 
preferable to mount the diodes at the head*. For the 
33 x k switch pattern., only 73 wires from the head system 
are requii’ed*
By- manufacturing: the heads in modules, with say . 80 
heads- per module, replacement is cheaper and easier, in the 
event of failure*
Xt is desirable to protect the heads from high currents' 
for long- durations due to logic or transistor failure* This 
can be achieved by capacitively or inductively coupling the 
drive to the output transistors* This will not protect 
against failure in the output devices themselves, but this 
may be remedied by pulsing the supply to the heads* Rather 
than introduce a high-speed transformer coupled pulse 
generator it appeared economic to make the high speed switche 
capable of delivering the required pu3.se* Since these would 
be operating vith approximately a 25 per cent dutya cycle, 
the individual power dissipation would be less.than that of 
a single element. Figure 8 shows the four~diinetsional matrix 
with the mechanical switches replaced by their transistor 
counterparts* The high speed switches HS1-4 are now replaced 
by pulse generators PQ1-4 vhich provide.the source of ERF*
The return to the high speed pulse generators is connected to 
the high speed transistors to close the 3.ocp, which is now 
completely dc isolated from any other point in idie system.
h .5 Design of the switching elements
4.5*1 Clio ice of transistors
The primary requirements for the output devices 
are:-
(a) Suitable current rating
(b) Usable gain at the currents concerned
(c) Fast switching times
(d).- Low cost: • j
After reviewing the market, the fo3.loving '
transistors were selected:-
Data switch BFY51
Group selector switch 2N5190
High speed switch BFX3^\
4*5*2 Maximum permissible switching tines
The dot writing periods are fixed by the high 
speed elements. It was stated in section 3*6 that 0.3.
pS would be allowed for turn-on and 0.2 p.5 for turn-
’ ‘ ' ' 1 '■ ‘ 
off. These periods imist therefore be the, maximum ■
transition times of the high speed switches.
The data switches are arranged in groups 1 and 3? 
and 2 and h c This selection allows a. full dot writing 
period for the data switches to turn on and turn off. 
These must therefore turn on and turn off in 0.8 pS.
Now there are three high speed switches associated with 
the 33 group selector switches, each of w h i c h ’is turned 
on for 36 dot writing periods and off for 72 dot writing 
periods. The group selector switches must therefore
turn on and turn off within 7^ dot writing periods
. j
or 57«6 p S *
4*5*3 Pulse generators PG1 to PGh
i
A single stage pu3.se generator is shown in Figure 9*
!j
‘Current drive from a logic output is fed to the base of 
T ^ e The transistors T-j - constitute an active pa 11- 
up, active pull-down totem pole drive for the -output 
transistor * The diffextentiating network CR performs
two functions, They are:-
(a) To introduce a decay in the base drive in order
to eliminate storage effects and speed up the
the turn-off time by reversal of the base current
in the transistor T.^ e
(b) Protection of the output transistor should the 
logic fail*
The -diode D is to prevent back feed of the 30 volts 
to the logic should break down* •
Ko clamping diode is used between the collector of 
Tcj and V cc since this increases the turn-off time. The
transistor has been selected with a suitable V ce rating
to accommodate the positive excursion of the collector 
voltage due to the stored energy in the transformer*
A multiple stage output pulse generator was designed 
to see if any economy could be made by replacing the 
expensive high speed high current device with a number 
of high speed lower current devices operating in
parallel* In this configuration it is necessary to introduce 
resistance in series with ench transistor to prevent current 
hogging® The analysis of parallel connected transistors is 
given in Appendix A3*
Results indicated little cost saving and it was 
therefore not adopted®
b*5,k Data switch
The circuit configuration is shown in Figure 10* The 
two diodes and are for input and output protection 
respectively® The transistor T^ and the resistor R represent 
part of the matrix® The current drive to the base of T^ is
allowed to decay in order to speed up the turn-off®
Since two data switches are operated simultaneously to
write a dot, it is necessary to. introduce resistance in series
with each data switch in order that current hogging can be 
minimised. This is the function of the current defining 
resistor R.
h.5.5 G roup select or swi t ch '
This is essentially the same as the data switch except 
for the output transistor which is rated for 2 amperes*
The circuit configuration is shown in Figure 13.®
Jf®5*6 High speed switch (KS5 * 6, 7 )
This is similar to the data and group selector switches 
and is shown in Figure 12.
Xn order to obtain a current piilse of 2A in lOOnS a 
supply voltage of at least 30 volts is required ■* The use 
of a 30 volt supply is justified later* This means that 60 
watts mast .be instantaneously dissipated in the resistances 
in the circuit which limits the current to 2A.
Some resistance is required in series .with each data 
switch j to-, give an even distribution of current through 
individual heads, and some source resistance is required in 
the pulse generators for protection of the output devices*
It is desirable to minimise that resistance in the pulse 
generators since there are only four of these and they operate 
with a high duty cycle resulting in large power dissipations, 
which may cause a local heat hazard* Therefore it was decided 
to confine the main bulk of the power dissipation to the ho 
data switch resistorss thus giving a more even distribution 
of heat throughout the machine*
The maximum collector current rating of the BFX3^ used
in the high speed pulse generators is 5-A. Therefore the
series resistance required is 6 ohms and the power dissipation 
2
■Lb I R x. the duty cycle, or 6 watts. This assumes the worst 
case of a continuous row of dots*
Taking into account the source resistance of the high 
speed pulse generator, the 3 ohin coil resistance, and the 
worst case voltage drops across the head diode, the data, 
group selector, and high speed switches, yhich are l.lv,
1 • 6v ,.0 .7v and 0 .3v respectively, the resistance required 
in series with each data switch is 12 ohms*
^••6 Transient response of the head matrix 
^ 6^ ^  Dayree of crosstalk
The dimensions of the matrix have been decided, and 
the circuit constants fixed by the design of the switches*
Now when a particular head is selected, e. dc route is set 
up via the switches* In addition to this dc path there 
are many ac paths, and it is these which are being considered
As these paths includeunselected heads, the transient curren
flowing may be sufficiently large both in magnitude and 
duration, to cause erroneous printing*
The 33 x 4 group pattern will be used for the analysis
as shown in Figure 8 . Each transistor will be assumed to
have a capacitance of 12 pp. This figure'was taken from the 
manufacturer’s data for the devices used, , ,
h, 6*1.1 A.ssunrotions ’ u .■   —     \'
\ ■ *
(a) The saturation resistance of ’the group
selector switches and data 'Switches is
- small compared with other resistances in
the circuit*
(b) Transistors turn on immediately with no
• delay*
• (c) The effect of coil and wiring self-
inductance is neglected-since this would
tend to delay the current rise and reduce 
the crosstalk effect.
".(d) The effect of coil and wiring mutual 
inductance is considered
negligible compared with the effects of 
transistor capacitances.
(e) Wiring capacitance will be neglected.
6 ..1.2 Analysis
Since current will only flow when the high speedpulse 
generators operate, the worst case conditions exist when all 
the data switches are open. It is assumed that the group 
selector and the high speed pulse generator associated with 
the particular group of data, switches are 'already turned on, 
The equivalent circuit is shown below.
If represents the source resistance of the pulse 
generator, Ib>' the resistance in series with each data switch, 
then the transient current i which flows through an unselected 
head is given by
| e>/l0
10 C
_ T
I - t
i - max e t 
10
R
where R = R-j +
' 10
X m Rx = V/R 
T = lOcCR
It has been reported by STL that in order to magnetise 
the drumsufficiently to cause background, a minimum current 
of 0»1A for 20 nS is reauired,
For C = 12 pF 
R 1 6 ohms
Rp = 12 ohms 
R = 7 . 2  ohms
Jmax = /ul6 amp5
0.9
Then T = . Qgggt- nS
From the limited knowledge of the relationship between 
the background and the current amplitude and duration, it is 
not possible to assess whether or not there is a hazard.
This will be established experimentally.
4.6.2 Duration of current
In the previous section, the effect of inductance was 
ignored for crosstalk calculations. T/hen a dot is v/ritten 
however, the inductance and resistance in the circuit will 
tend to reduce the growth rate of the current, which in turn
will afreet the dwell time and- the recording '.density• It 
is therefore necessar3r to estimate the maximum lead length 
required between the head address switches and the head 
modules in order to calculate the total circuit inductance, 
and hence the supply voltage required.
The inductance of a pair of parallel wires is given by
= 0 * 16 *i' 3. *51®S*ir^0“* a -rr ‘1u10 — — -—  rail per mile 
0.
where a is the effective diameter of the wire
C is the spacing between wires
For the 7/OO76 wire to be used at an estimated average 
spacing in a cable form of 0*5 inches, the inductance is 
approximately 3. pH per foot*
Since two heads are energised for each dot, one single 
wire will carry -2 A whilst two other wires will carry only 1A 
The equiva3_ent circuit for inductance only is shown below
"Jt
L
Now L = 1 + (1 + LC )/2
where L is the effective inductance as seen by the high 
speed pulse generators 
Lc is the coil inductance 
1 is the inductance of the leads
For a maximum lead length o:f 1'/ inches based on the 
machine geometry, the corresponding value or 1. is' 0.7 pfu 
.•and for 1 = 0.7 pu
L c - 0.5 pH
L_- 1.3 UTT . ...
Assuming' there is no resistance in the circuit, the 
current would rise at B/L amps/sec and for a current rise 
of 2A in 0.1 uS, the voltage required is 26.volts,
Resistance is .however, required in the circuit in order 
to limit the steady state current to a safe value, and also 
to.ensure an even distribution of current in the pair of 
heads being simulated. The effect of this added resistance 
would be to back off the available voltage as the current 
rises, and thereby extend the rise time.
Increase of the. supply voltage 'would condensate for 
the loss but would require a voltage of at least 100 volts 
to increase the current to within 5 per cent of its final 
value in the time allowed. In addition, more power would 
have to be dissipated in the series resistors and the size 
of the power supply would correspondingly increase*. Therefore 
it was decided to increase the supply voltage to 30 volts 
only and capacitiveTy by-pass the resistances in the circuit 
in order to maintain the driving voltage approximately 
constant during the 100 nS turn on period.
A This choice of voltage is based on power supply 
considerations (size, weight and cost), thermal considerations 
due to dissipation in the resistors and transistor considerations
(voltage breakdown ratings of the switching devices;)*
In order to analyse the circuit so as to compute the 
opt iinu m v a It i e s of c a p a c i t a n ce re qu irec!, certain -.assumptions 
will be made,
4*6*2*1 As sumpt i on s
• (a) The saturation resistance of the switch
elements are small compared with the 
passive resistances in.the circuit.
(b) The saturation voltages of the 
switching elements are small compared 
with the suppl3r voltage.
(c) Transistors turn on immediately, 
without delay.
(d) Stray capacitance effects are neglected
(e) Mutual inductive effects are neglected.
(f) The pulse generator develops a perfect 
steio function.
4.6.2.2 Bnuivnlent circuit
The basic configuration based on the above assumptions 
is shown below.
r— AWV^ '
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where
F?.j is the source resistance of the pulse 
generators.
C-j is the source capacitance of the pulse 
generators.
is the resistance in series with a data switch 
Cg is the shunt capacitance across R
is the effective individual loop inductance.
As the two parallel networks are identical, the 
complete network reduces to that shown below:
■ t * -*
where R R2 /2, C =_ 20^, and L = L-j /2.
It is required to choose values of C and such that 
when a voltage step is applied, the current reaches 2A in 
0.1 pS. If the capacitor C is too large the effect of the
current limiting; resistors Up during; the dwell period may • 
be lost. Since it is likely that there are numerous pairs 
of values of C and which w i l l 'satisfy this condition, we 
will make the impedance of the series RC network much smaller 
than the impedance of the shunt RC network. The justification 
for this decision is threefold,
Firstly, by making' C-j- large, C must be small in comparison, 
since in the design the resistors R-j and R are of equal value. 
Now there are h-0 capacitors represented by C (for the k groups 
of 10 switches.) and only k represented by C^. Therefore it 
is desirable to make C physically smaller than C-j and hence 
improve the component packing density on the boards.
Secondly, it is desirable to keep the impedance of the 
network in series with each coil a.s high as possible, in 
order to give an even distribution of current throughout 
adjacent heads.
Thirdly, by making the time constant of R-j and G^ much 
•greater than 0.1' uS, the effect of these components may be 
neglected for the period we are concerned with. This 
greatly simplifies the analysis and results in the equivalent 
circuit shown below.
fMBHU ll«Wil^ |iH»».
4.6.2.3 Analysis.
lvith zero initial conditions' the time domain response 
is given by
z \  — b t __ — ct
i(t) = 1  ^ - I2 e + J3e
where I-j = V/R 
.In V . a - b
L b7 c - b)
V • a - c
L cTc - b)
and a = 1/CR
b = _1__ - 2.
2CR 2 j iL_2 2 LC
C R
c = 1   + j[
2CR 2 1 - \_h_
C2 R2 LC
The full derivations of these equations are given in 
Appendix A4.
From the equations it can be shown that at t = 0,
i = 0 and when t ~ i =. V/R. Whether or not the current 
transient is oscillatory depends' on the relative values 
of C, L and R. The critical damping conditions is when
1/C2k2 s 4/1,G, or C = L/4R2 •
For L = 1*3 pH and R = 6 ohms, C is 9,000 pF. !
As V, L and R are fixed, we must examine the value of 
the current at t = 0.1 pS as C is varied. The resultant 
curve is shown in Figure 13 and from it a value of about 
6000 pF appears to be the optimum. As this is less than 
the calculated value of 9000 pF for critical damping, the 
current transient will be non-oscillatory as long as the 
applied voltage to the network remains constant. Since 
however the applied voltage remains approximately constant 
over the first 100 nS only, by the choice of R-j and C-j , it 
follows that at some time after t = 100 n S , the current ’will 
reach a maximum value, and thereafter reduce towards the 
steady-state value of 2A.
The corresponding value for is 3000 pF, and the 
•nearest preferred value of 3300 pF will be used,
4.7 Summary
The switching circuits have been designed taking- into 
account
(a) The transition times of the devices used
(b) The maximum power dissipation of the devices
(c) The effects of inductance and capacitance,
(d) The protection of the heads.
A transient analysis of the head matrix has been 
presented and the optimum value of capacitance across the 
current limiting resistors found, in order to minimise the 
total power dissipation.
CHAPTER 5 
SYSTEM LOGIC AND CONTROL.
The following sections describe the operation op the 
overall system logic as used in the demonstration model, 
and the ind.ivj.dual logic blocks as shown in Figure 1-C The 
message store is an internal programmer to replace the action 
store which at the time was not available. ,
Operation of the system will be described vith.reference 
to Figure 15 (logic diagram), Figure 16 (timing diagram) and 
Figure 8 (head matrix)*
5.1 Modus operand! .
Clock pulses present at A have a periodic time of 0.8 
jiS find a duration of 0.2 pS. These are first fed to a 
modulo 3  ^ counter, the outputs of which, are decoded to
provide the timing pulses t^ to t-jg, PG-j to PG^ (Figure 15,) •
At time t = 0 stores 51 and S2 (Figure 15) coptain the .first 
track of the first two characters. Retween t v== 0 and t = 0.6
\ i I
PG1 closes and records track 1 of the first character, DS1/2 
having previously been primed. Between t = 0.6 and t = 0.8
PG1 turns off. From t = 0,8 to t = 1.6 PG2 turns on and
records track 1 of the second character. Also during this 
period the information in S1 is changed to track 1 of the 
third character, under the control of the timing signal t-j 
and X. From t = 1.6 to t = the first track of the third
character is recorded, since PG3 operates, and the information 
in S2 is changed to track 1 of the fourth character.
During the period t ~ 2.4 to t = 3.2 track 1 of the1 fourth 
character is recorded by the operation of PGh, end the 
information in 31 is changed to the second track of the 
first character. Thus track 1 of the first four characters 
has been recorded under the control of the' timing sh.gra Is 
and t9 «. Kext, track 2 of these four characters is 
recorded under the control of ty and t^? nncj pQ.-j f0 vok.- 
This process is repeated until all the tracks of the first 
four characters have been recorded, and is indicated by 
praise I at t = 28.8. This pulse feeds a modulo 33 counter,
the outputs of which are decoded to provide the timing pulses
GSS1 to GSS33, HS5 and HS6.
From t = 0 to t = 28.8 GS31 and H3 5 were closed thus
selecting the first four characters in the line. Nov in 
the last 0.2pS of this period v;hen FG^ - turns off, HS5 also 
turns off. At t = 28.8 when PG1 turns on, HS6 also turns on 
(GSS2 has already been primed during the period t - 0 to 
t = 28.8) thus allowing the first track of the fifth character 
to be recorded. During the period from t - 28.8 to t = 5 7 *6 
when the second block of four characters is being recorded 
GSS1 turns off. GSS3 turns on in readiness for the change­
over of HS5 and HS 6 at t = 57«6 when the third block of 
characters will be recorded. Thus after 0.95^8 inS all the 
top mosaic rows of all the characters have been recorded on 
the drum and correspond to GSS33 turning off. As the drum 
rotates this process must be repeated for the remaining 1 -^ 
mosaic rows with the mosaic generator giving an output 
corresponding to the mosaic -row b.eing recorded. This is
achieved by the 15 way counter which is fed from'the.modulo 
33 output end decoded to provide the dot row address to the 
mosaic gen era. tor* It will no noticed that the output of 
the mosaic generator is changing every 0.8 j.iS and pjrovides 
9 dots simultaneously, However only the dot required is 
stored in SI and S2 under the control of the timing signals
• | , . e * e * c f » j  -ryt *j f .]  ^, 3. n. Q. -A. 3T1. d 1
Only two high speed switches BS5 and HS6 are employed 
to commutate the group selectors, instead of the three 
proposed earlier* This is because the actual drum \3sed in 
the model was an 80 character version and not 132. Therefore 
it was only necessary to address 80 character'positions, that 
is, GSS1 to GSS20* Since this is an even number, only two 
high speed .switches were necessary although the third one 
would be required to print out the full 132 characters.
However, so as to simulate accurately the full speed 
capability at 132 characters the 33 way counter was not 
allowed to be reset at 20. Thus although between positions 
20 and 33 the 33 way counter no recording is actually 
taking place, these time slots simulate the addressing of 
the non-existent heads.
5*1*1 Control/Counters
The main control and counter logic is shown in detail 
in Figure 17* Closure of the switch S1 starts the cycJ.e by 
setting over the P.-S flip-flop FF1 * The differentiating 
network, is to allow FFT to4 be reset after 8 mS since operation
of a mechanical contact for a period less than this is 
both complicated and unreliable« In a full system, S1 
would be replaced by a logic gate indicating the reception 
of an end-of-line signal} and the differentiator would be 
redundant.
When FFi is set one of the clutch magnets X or Y is 
energised depending on whether reed-switch P or Q is closed. 
Figure 18 shows the clutch control arrangement and it car.
. be seen that there are two: attitudes A and fl giving two 
cycles in one.-revolution* When either of the clutch magnets 
operates.the appropriate detent is moved, and releases the 
drum®
There are three phases of the drum displacement per 
cycle, the first and last being periods of acceleration and 
deceleration lasting about 8 mS. The second phase is one of 
constant velocity lasting about ik rriS, during which the 
recording is done. This nonlinear drum displacement was 
achieved with a Geneva mechanism. Since the start of the 
period of constant velocity is fixed purely by the mechanism
geometry and is independent of the actual speed, i.t was found
convenient to detect the start of the recording; phase by two 
additional reed-switches R and S.
When either of these switches operate,- FF1 is reset and 
the second R-S flip-flop FP2 is set over, allowing clock 
pulses to be applied to the first counter chain. This is a
modulo 36 counter which may be considered as a U x 9 counter,
since throughout the period of' count, 9 dots of h characters 
are written. It can be seen that a synchronous design bias 
been used, This was to minimise the propagation delay such 
that after decoding, unv anted spike 55 v’ou Id not be present • ,
hvhen the counter is reset to zero a pulse appears at 
the output of the mu It i-input m u d  gate N1 , and this is fed 
via an inverter to a modulo 33 .counter* ' Since there are- 33 
groups of four characters, this counter identifies which 
group of four characters is being addressed* The use of a 
ripp3.e-t hr otigh counter for this and subsequent counter vas 
found acceptable because of their long periodic times.
The output of this counter is used to trigger the 1.5 
way counter whose function is to address the mosaic generator 
such that the required mosaic row is emitted.
Finally there is a modulo 3 counter (synchronous for 
simplicity only), to identify-which line is being written.
■ h
This would not normally be required, but for, the model 
described it was decided to generate a 'message"!internally 
composed oa? three lines of text. ' .
After one line of text has been written, as indicated 
by a complete cycle of the 15 vayr counter, a line complete 
signal is fed back to reset FF2. S1 must now be depressed 
again in order to write another line of text. However there 
is an override facility in the clutch control amplifier to 
give a'continuous run-out at JO lines per second.
5.1.2 Clock
The system' clock Is derived from a free-running:
5MIz clock as shorn in Figure 19 • • Operation is by continuous
charging of C through R and discharging through TTU , The . 
threshold volt age to which C charges in order to change tlie 
state of the long-tailed pair is fixed ‘by 111 and K2 * then 
this threshold is reached C begins to discharge since TR1 
and TR2. are now conducting* As soon as the voltage on C . 
drops below that of the threshold TR1 and TR2 try to turn 
off* However because of the stored charges in their bases, 
sufficient time exists to allow'the capacitor to be nearly 
discharged to zero* After TR1 and TR2 turn off, the cycl- 
repeats, *
If it is assumed that the saturation voltage of TR1 
is zero, then the duration of charge is given by CKln 
(V/(V - v) ), where V is the supply^ voltage and v is the 
instantaneous voltage • Now, at the instant of. switching
.e
v = V.P2 / (R 1 ‘V-}. R2 ).
hence t =  CR.ln __1_
1 - k
where K. = R2 / (HI + R2)
This therefore is independent of the supply voltage V.
In practice the periodic time is not comp3.etely independent 
of V since the saturation voltage of TR1 is finite. However, 
good stability was achieved and a change of 10 per cent of 
su.pp.l3r voltage varied the frequenc3r by onlyr .0,5 per cent.
The decoding of the states of the modulo J>6 counter' to 
provide the timing signals t^ , t0 , »..«.» ^1 8 5 *3^ *'
X, Y, is shown in Figure 20 and the address to tlie mosaic 
generator plus message store in Figure 21* Timing signals 
for 20 of the 33 group selectors and the high speed svitche 
are generated as shown in Figure 22.
The Boolean expressions for these signals, as derived 
from the timing diagram, are given in- Appendix- A5* Also • 
shown are their minimisations in the form of sums of produc 
this resulting in approximatel}r JO per cent reduction in 
gates. The logic was implemented using nand logic elements
5* 1•^ Message store s
This is shown in Figure 23. and its function is to 
generate a message so as to simulate - an action store. The 
mosaic generator used in the system had a repertoire of 8 
characters and there were chosen to be X, T, C, D, R, B, F 
and 0, with an additional, redundant line for space. From 
this limited repertoire the words ITT, CREED and FERRODOT . 
can be formed, and it wms decided to print each of these 
words in three separate lines. The actual format adopted 
is shown below.
ITT ITT ITT ITT ........... . ITT
CREED CREED CREED CREED ................ CREED
FERRODOTFERRODOTFERRODOTFERRODOT  ......FERRODOT
Nov* it was stated earlier, that the sequence of dot 
writing' must be the first dot of the first character followed 
by the first dot of the second character and so on until the
first dot of the fourth character which is then followed by
the second dot of tlie first character. This means that the 
output address lines to the mosaic generator are stimulated 
sequentially at the dot writing rate. This is achieved by 
the FG1 to PG4 timing signals which feed the selection gates. 
'Hence, when line 1 a* is at 11 1 with all the other address 
lines at a ’O' the output sequence is X,T,T, space, X.TfT, 
space, and so on. With ’b ’ at a ’ 1 ’ the ’space1 line is 
continuously pulsed corresponding to the last four characters 
in a field width of 8 . •
When ’c ’ is at a ’1’ the sequence is C , R, E , E , C , R , E , E .
and with ’d 1 at a ’1' it is D, space,space,space,D ,spece, 
space,space.
Stimuli on the ’e ’ and 'f1 address lines give sequential 
outputs corresponding to the first and last four characters' . t *\ \
in the word FERRODOT.' . ’ f
It is ajjparent that the input address lines a,b,c, ...of, 
are clearly functions of J and J which correspond to the block 
of four characters being written and T and TJ which correspond 
to the line being written.
It can also be observed that the message store emits 
its information one clock pjlse in advance of the actual, dot 
writing periods i.e. when ’C ’ in GREED is actually being
recorded, tlie • * R 1 output of the' message store is being 
stimulated. This is because the slow data, switches in the 
head address.system- are required to be turned on prematurely, 
recording being actuated h y  the pulse generators TG1 to PGks
'5.1.5 Mosaic Generator
Figure 2h gives the circuit configuration for the diode 
matrix type generator used in the machine. Xt has 9 'character 
address lines, 15 mosaic ‘row address lines-, and 9 output lines. 
Stimulus of a character line results in a current flow -through - - 
the diode shown ringed. These correspond to the dot locations 
within that character. However not all of this current reaches 
the bases of the sense transistors Q1 to Q9, as only one mosaic 
row is being addressed* The other 1*} address lines act as 
current sinks via the diodes shown’crossed• Hence only 
current representing dots in the particular mosaic row being; 
addressed ever reaches the sense amplifier* The nine groups 
of Ip diodes at the crossed intersections prevent^ current 
sourcing from the logic* The nine groups of, 15 diodes\ T
associated with each base is to prevent back feed along to 
tlie other inputs.
1'hen a particular character address line is stimulated 
a current is routed through to the appropriate sense 
transistors. The, turn on time of these amplifiers depend on 
the available current drive and the response of the transistor. 
With the devices used an access time of 100 nS was easily 
obtainable. when the input stimulus is removed there is 
nowhere for the stored charge in the base to leak away,to,
since the input diodes block any reverse base current. This 
resulted in a long storage time (approximately 500 nS)• 
Inclusion of an emitter-base resistor reduced this storage 
time but increased the turn-on time since some of the aval labile 
drive vas needed to drive current into the resistor* Finally 
it was decided to include an additional transistor with each 
sense amplifier connected between base and ground* These 
transistors were arranged to be off during the access period 
so that the full drive capability was. available ..to. .the sense 
amplifiers. During the 200 nS dead space between the stimuli 
on the character lines, the additional transistors turn on, 
thus effecting a rapid dispersal of the base charge. ¥ it3i 
this arrangement the turn on and turn off times were found 
to be v/ithin 100 n S «
The .diode type mosaic generator used in the machine has 
a repertoire of 8 characters and used over 500 diodes.
5«1»6 Staticiser and fault iplexey
This was fully described in section 5*i and is shorn in 
Figure 15 *
5*2 Summary
The system of cyeration has been described in which the 
action store, operating in a read/write mode, is replaced by 
a message store operating in the Write mode only. It generates 
a repetitive message based on an internal programme and the 
limited character repertoire of the mosaic generator used,
but serves to demonstrate the maximum speed -capability* -
The counter chain, clock and decoding1 logic which 
controls the system have been fully described*
CHAPTER 6
RESULTS .
The 'following sections expose the physical reality oT 
the v;ork described in the preceding; chapters, end examine, 
both experimental end theoretical results including- a print 
specimen*
6*1 Phys 1 c.a 1. real 1 nation
The system was implemented with diode-transistor 3-ogic 
(DTL) • integrated circuits (930 series) ,. since they were readil-; 
.available within the establishment- and their, speed capability 
was adequate.
Standard printed circuit boards were used to accommodate 
both the integrated circuits and the discrete transistors and 
components. Interconnections between logic elements were by 
means of n-wrh  nn ■ -tr wiring.
The layout was arranged to minimise the number of board 
connections and the 30 volt circuitry was kept physically 
remote from the 5 volt .logic in order that an accidental short 
between the two should not occur during test or repair. All 
boards were packaged in a rack,
6*2 hechrmical details
The mechanical unit was positioned on a pedestal as 
shown in Figure 25 with the electronic package mounted
directly beneath*. This was to minimise t h e •load'inductance
between the head address switches and the head modules *
Va.ra.ous views of the mechanical U n i t  and electronic 
packaging* are shown in Figures 26 to 35*
■6.3 Comparison of .experimen tal and theoretical, results
6.3*1 Transient response of switches
All theoretical results were calculated under rorst-cn.se 
conditions j using the equations given in section 4 «;1 in order 
to ensure correct operation. The experimental results show 
only typical responses.
Figure 36 shows the current waveform in a resistive load 
connected to the transformer output of one of the pulse 
generators. The delay - on the trailing edge does exceed that 
of the theoretical maximum, and this was due to the delay 
produced by the transformer, which was neglected during the 
calculations, and the small amount of stored .'base'..-charge 
present. • > . ' ■ " ' .
* i • . } 1
The delay through the transformer could •'be'! reduced by 
more careful winding of the coils, or an improved material, 
or both* A ferrite material for use up to 1 MT-Tz was used 
in the design.
It was intended to design a circuit such that the output 
transistor just came out of saturation at the instant of 
turn-off. This however involved the critical choice of 
selection of differentiating components which was not 
practical, and therefore it was decided to accept a small
amount of storage time
Ffigure 37 shows the typical response of the high speed 
switches and egein some storage effects are present clue to 
the complete impracticability of critically adjusting -:the 
trans'former turns to reduce the base current to the desired 
amount at the instant of turn-off« Both 'high speed switches 
turned on and off within the specified limits of 100 nS and 
200 nS respectively*
The data switch response is shown in figure 38 and is 
within the specification*
Figure 39 shows only the experimental result of the 
group selector switch since a turn-on and turn-off time of 
28*8 pS was well within the capability of the device used*
’ Crosstalk problems were apparent in the cnbleform, and
it was found necessary to separate the high current carrying'
outputs of the head address system from the low level signal
wire s * •, »'
\  . 1
Inter—winding capacitance of the transformers .also 
affected the transient response of the matrix and resulted 
in transistors being erroneously turned on for short periods* 
This was overcome by linking one point of the matrix to the 
system earth.
An analytical treatment of this phenomenon was not 
possible, because of the complex nature of the stray paths*
Measurement or the head currents at the module shored 
that for a dipole pair, n minimum current of 2A for: a 
duration of 0*5 p.S was maintained, reaching a maximum'-value 
of about 2 t5A after 300 nS* This supports the theojrv 
developed in Section h • 6.2 • It vjrs assumed that negligible 
current was lost in the winding capacitance of the head coil* 
The typical' current waveform for a pair of heads is sh'ovm 
in Figure k-0*
An example of the print quality obtained with a half 
mil gap between the drum and the head and a drum stepping'
.'rate of 30 lines per second is shown in Figure 4l.
Variations in print density- are due to individual head 
module alignment0 Additional strokes to certain characters 
in certain positions are due to shorts within the head module* 
The absence of dots in some positions is due to heads which 
have become open circuit during experimentation* ho 
additional .dots due to switch capacitances could be detected*
The possible causes of the background residual are as 
follows: •
(a) residual magnetism In the drum due to variations
in the erase magnet a n d  tlie drum surface*
(b) electrostatic charges forming on the powder flue
friction between po.rticles during transport in 
the machine* ■
(c) surface effects due to drum irregularities.
Gravitational effects were considered as a cause of 
unwanted adhesion but were eliminated after computation of 
the magnitude of the forces of attraction*
It was beyond the scope of the work to establish to 
what relative extent each of the causes (a) to (d) affected 
the background level*
CHAPTER 7
•'''CONCLUSIONS, FURTHER WORK AND SYSTEM EXTENSIONS
■7*1 ' Conclusions
A head addressing system and its associated control 
logic has been developed for use in a ferrographic printer 
•writing mosaic dots at., a rate of 1..2 million per second®
The deployment of the switching elements is based on a 
criterion of least cost®
This rate of writing; dots can be utilised in a whole 
spectrum of modes® The particular mode realised in the 
■analytical model is the recording of 30 lines of text per 
secondj each line comprises 132 characters each comprising 
135 mosaic dots, with the drum advancing in stepwise mode 
to permit maintenance of line by line synchronism with 
arriving.data® Where the data can be extracted from the 
source at a rate dictated by the drum, however, the drum 
may advance at constant speed and the average .'speed' of 
recording is increased to about 2520 lines per minute.
Characters are based on a 9 x 15 mosaic and print 
quality has been shown to be acceptable for optical character 
reading® A print specimen with a qualitative analysis is 
given®
In respect of the design of the pulse generators and • 
switches, reasonable agreement was obtained between the 
experimental and theoretical results, and were acceptable 
for demonstrating the machine operation. The turn-on
and 'turn-off times ' of each data switch v/as found to be 
dependent on the dot writing- pattern. In a production 
machine it would be desirable to arrange for the data 
switches to turn on and turn off for a fixed tirne-, ' •assuming' 
a dot is to be written, which is independent of the ppttern . 
of preceding' or succeeding, dots written. This would faci3.it 
easier and more reliable design of the transformer coupled 
data switches, since the turn-on and-turn off transients 
are fixed and a wide range of variations in device parameter 
encountered during production, could be accommodated.
The design of the system, was necessarily constrained 
by the inductance of the heads and the inductance of the 
leads to then]. If different heads of much lower inductance 
ha.d been available, end the power switches mounted directly 
on to, or close to, the head modules, a much lower supp3.y 
voltage could have been tolerated, resulting in lower power 
supply costs and reduced cross-talk effects.
Similarly* if heads requiring lower currents, but
’\ .1
producing' the same flux, could be obtained, and even lover 
supply voltage could be used resulting in further economy, 
both from the power supply and the head address switches.
Reduction in the number of character mosaics will also 
result in economy since the time available to write a dot is 
increased, and slower transistors may be used.
In the design presented it is necessary for the action 
store and the mosaic generator to operate;at 1.2 MHz, and
at the present state of the art wonId probably utilise 
metal oxide silicon (IvOS) logic elements*
Since these have a maximum operating speed of 1 MHz,.. 
it would he desirable to reorganise the system such that 
these elements operate more slowly and hence increase the 
reliability of' the system.
7.2 Purther work
A cost reduction could be made in the group selector 
switches by replacing -the existing transistors with a 
silicon controlled rectifier ( SCR) * They have a high, enough 
current gain to translate from logic currents to power 
currents and since this work was started have become 
available at sufficiently low cost to render them adve.ntageou
writing two dots or more at a time can be exploited in
either of two ways . - Either the printing speed can be
increased in terms of lines per second, or there'can be a
significant increase in the time available fotv turn-on and
\ /= \
turn-off of the switching' elements. In the latter case this 
would permit either the use of slower switches or the elirnin-
a.tion of the high speed switches by the introduction of non­
dot "writing periods for the change-over of the group selector 
switches, or both.
This could lea.d to a reduction in system cost but it 
must be borne in mind that the current rating of the group 
selector switches will‘increase and it is necessary to
examine the trade-off between the group selector and data 
switches. If the dots written simultaneously are in the 
same character, but sufficiently remote so a s. not to cause 
crosstalk effects, the speed of the action store and mosaic 
generator is reduced.
In addition, the power dissipation in the head address 
system is reduced, since for a fixed lead and head inductance, 
the voltage required for say two dots, is less than half of 
that required for a single dot, by virtue of the five-fold 
increase in available time for the current rise and fall.
7*3 System extensions
7*3*1 I1 ru 11 i p 1 e co p 1 e s
Various methods of producing multipl-e copies have been 
proposed, and one such method is by successive drum re- 
circulations«. The drum which must have a capacity of one 
page of text' is rotated much faster than was previously. 
necessary, in order that channel time is not wasted. -Since 
however the drum may be rotated at a constant velocity for 
•cop3'-ing, very high peripheral speeds can he obtained. The 
speed limit for a particular drum geometry is when the 
centrifugal forces are so greet as to allow the powder to 
depart from the drum.
Owing to the higher drum speed, more dots at a time ■
must be recorded, and the effect on the deployment and
22, 23*
operation of the head switches have been studied
7.3*2 Vertical skip
There are two methoos of vertical skip which may be 
afforded. O n e •is by successive transmission of new line 
signals, which is wasteful of channel time* The other is by 
transmission of a particular code character which is immed- 
'iatcly followed by another character whose binary equivalent 
represents the number of lines to be skipped.
2 2 , 2 3 .
Both methods have been studied' and documented.
7*3*3 : Horizontal skip
Two proposals for horizontal skipping have been studied.
Firstly, it is possible to arrange the head logic to 
address only those positions where printing is required.
Alternatively, the information can be located in the 
action store, in the same position as it is required in the 
line of text. This would entail clocking spaces into the 
action store until-.-the desired position is reached, then 
transferring the information contained in the collection 
store. .
This proposal has been studied in more detail and 
22
documented.
7*3* ^ Displays
Replacement of the drum with a flexible magnetic band 
serves as the basis for a Rerrodot hard copy display. No 
paper transfer is required and the powder formation on the 
band is viewed directly.
A proposal .for a specific recuiiiement has been recorded 
7*3*5 Facsimile
The Ferrodot printing process lends itself to the 
display of pictorial information received over a telegraph 
line.’
In a facsimile receiver data would be received from. 
line and accumulated in a collection store. Two bits would 
represent one dot, thus allowing U grades of dot density. 
These grades could be obtained by variation of the head 
currents. A continuous row of heads would be required.
■ 26 
7*3*6 Laoel printing
A .study lias been made into ’the possible application of 
the Ferrodot technique for label printing.
In such p r i n t e r s a  large number of names and addresses 
are stored in coded form, on magnetic tape. Periodically 
the contents of the tape must.be translated into printed 
labels suitable for fixing to envelopes for the! distribution 
of literature. Such translators are commonly -referred to as 
label printers, and the results of the study shows that a 
printing rate of 50>000 labels per hour is possible.
7 *3*7 X-Y plotters (incremental)
The Ferrodot printer is ideally suited to presentation 
of graphical information emitted from a computer. Since 
the output is in digital form, it can be used directly to
control the head-address system such that the position 
where a dot is to be written corresponds to the inst'antaneou 
value of the Y-coordinate• Additional mechanical hardware 
would be required for the X-coordinato since the paper is . 
required to be moved incrementally in both directions.
7 «3 * S. Strip chart recorders
In this application the independent variable is usually 
time, which results in a paper advance in one direction only 
and at a constant rate. The input to the recorder will in 
many cases be in analogue form and this must be digitised in 
order to control the head address system,,
If multi-channels are required the inputs can be time 
division multiplexed, and the head address system made to 
operate over an assigned subdivision of the page for each 
input interrogated.
*VO~
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APPENDICES
A * 1 Speed Comparison: Time required, to record a
A d d
A .1*2
1'Jech nnical
Thermal
3 rnS per dot
Hot electrode - 15 niS per dot 
Passage of current through paper 
100 pS per dot
A. 1.3
A • 1 • 4
Electrochemical
Ink Jet
140 pS per dot
50 pS per dot
A.1.5
A c 1« 6
Electrostatic
Less than 1 pS per dot
Magnetic (including the Ferrographic proces 
Less than 1 pS per dot
dot
s )
A2 . P o e r  dissipati on in a transis tor
Vcc
\sr. 1
J l _ 1
s >  f
Vcfi
Power
Bo «
Where
v *:l at
T
A + B + C ■+ D - + E
A =
B
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V ce(off) ^ceo
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Now A 
B 
C 
D 
E
and
T
is the rise-time energy
is the on-time energy *
is the fall-time energy
is the off-time energy
is the base on-time energy
is the duration when the forward base current 
is present*
is the-' duration when the forward base current is absent
^ce(off) is the .voltage between collector and emitter in 
the off condition.
V / , -s is the saturation voltage between collector andc e ( s a t;
emitter.
is the base—emitter voltage during the ON condition.
I is the maximum collector*current during the Oh condition.niRX
1 ^  is the collector leakage current during; the OFF position. 
Solving the above equations gives
 ^max  ^^ ce(off)^ * Vce( sat)^^ *
15 ~ ^max * Vce(sat) .(^ 1 ~ +
C = ^mex ^ fce(off)/6 + Vce(Snt)/3) tf
D = Iceo * Vce(off) ^T2 “ %  ~ t&)
\ •
E = :rb • vbe • T 1 • ?
A3*'. Parallel- operation of transistors
A3ol Steady - s tnte An p I v s d s
V«
The 3teacly-stnte equivalent circuit is shorn 
beloy,
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These equations may be expressed in the general form
1 (v __ “ V )  V  ~ V
r
I = R cc r n • r
R
n ---—  V)
For the case when
Y V. V. V n Y
R R. Rh R
r
V ■ - V cc
~ “T ~ n Rs
-  (2 )
A3*1*1 - Transistor saturation characteristics
Now in order to compute the values of and I ■ for a 
given set of conditions, it is necessary to study the 
saturation characteristics' of a transistor# The equivalent 
circuit is shown below*
Although the model is not strictly accurate, the author 
suggests that it is a reasonable approximation to a transistor 
in saturation* As justification it is pointed out that with 
zero collector current, one is still left with an offset 
voltage as is met in bipolar chopper circuits* To a first 
order of approximation, this voltage may be regarded as a 
constant*
From the equivalent circuit the linear equation
V
ce ( sat)
= V + Rsat * cU ---------  (3)
may be deduced.* Using this equation, if two values of ^ce( SPt)
and T are known then V and R ,. may be found* However, c sat
it is necessary to find the minimum and maximum values of 
H sat and v *
•How in general, data sheets give only* typical hnd maximum 
values of r^CG(sat) ^or various collector currents* Therefore, 
it will be assumed that the minimum is as much below the 
typical as the maximum is above it.
A 3«1 *2 Optimum choice of R
The analysis so far has been based on one group of parallel 
switches in series with a common resistor R. In practice 
however R will be composed of other groups of parallel switches.
Now the maximum current is 2 A. and for a supply voltage 
of 30 v the equivalent resistance is 15 ohms. Now the number 
of groups of parallel switches required is 2. However the 
data switches effectively form a parallel pair since two data 
switches must be turned.on simultaneously to record a dot, 
and also the resistance of the coil and series diode may not 
be sufficiently high to reduce current hogging to an acceptable 
level. Therefore there are 3 groups and each one must have 
an effective resistance of 5 ohms. Hence considering one 
group only, the other two groups constitute R which is 10 
ohms. Since R is now fixed, we must increase ’ n f and R^ to 
suit the specified conditions. We are interested in the 
minimum value of fn* acceptable, since further increase in 
’nl will increase the cost unnecessarily. It must be pointed 
out that a choice of ’n ’ satisfying the steady-state conditions
may not necessarily satisfy the transient conditions which 
will be discussed later.
A 3*2 Transient Analysis
'In the previous section it has been assumed that steady- 
state conditions had been reached. However we must now 
consider the transient conditions® The worst case condition 
is when one transistor is conducting, all other parallel 
transistors in that group being non-conducting. The transient 
equivalent circuit is shown below.
bet X the required current '
I = the maximiim .current rating of . the
m ’ i,»>
individual transistors g ■
1^ = the transient peak current
P = the number of parallel groups
n = the number of parallel paths in ench group
V
The equivalent resistance = cc
I
VccHence the resistance of each group = __
From which '
K = (P - 1) . V°c _ _ _ _ _ _  (6)
p I
Now if i'
V
assumed that V <<CV then 
r cc
------- (7)cc
I
p
n -
Under worst case conditions
V
cc
r + p,r
Ecmating T and I (since the transient peak current must 
T m
not exceed I ) yields 
Dr • '
Vcc Im R
T■rn
(S)
Equating (7 ) end (8) yields
n F cc - N, R) I■p
^cc -^m
Substituting for R (equation 6) gives
n
I.p - I (p - l)m '
- (9)
J.m
Transposing (9 ) yields
m I * p (10>n + p -. 1 
For p = 3
1 = 2 A
n = 2
then 1 = 1,5 Am
This represents a overload of current if 1 A devices are
us ed,
Using equation (9 ) for 3' = 1 yields n == 4*
A 4 • Ana lysis, of hcad. network
Taking- Laplace transforms
v (s) (r + T )
sT,(H + 1 ) +
sC
For V (s) 
i (s).
V
s
S L:H + S -yf + P.tr  + rr
i (s)
where
a JL
CR
b =  J
2CR
1
2CR
2 2 
C R
4
LCf
LC
Arranging as partial fractions gives
: \ 1
i (s) V
L
be + c( c b j 
c
= ii ~ 1? + 1 '3
s S+D S+C
"Where I = V
Jv
:r-o V . a - to
to(c ~ b)
= I - a - c
L c ( c - to )
Taking inverse Laplp.ce trnnsformsj the time domain 
response is given toy
± ( t) - J _ T -to U J
1 to u' -"i J'2e 3e
A 5 . 1  T i m  1 :nn; yu 1 s e s cloco d i n p:
tn ' = BCDEFG * BCDEFG
1
= BDEFG +. CDEFG +
tp - BCDEFG ‘'5- BCDEFG
X) i y J' G
trs .= BCDEFG + BCDEFG + BCDEFG * BCDEFG
J
= BCDEFG + CDEFG + BDEPG
= BCDEFG v BCDEFG + BCDEFG ■+ BCDEFG
= DEFG
+ BCDEFG + BCDEFG
* BCDEFG
• = BCDEFG -!• BCDEFG +. BCDEFG + BCDEFG
= DEFG
tj - ACBEFG •>" BCDEFG + BCDEFG + BCDEFG
= BDEPG 4- CDEFG + BCDEFG
t = BCDEFG + BCDEFG + BCDEFG +
8
= DEFG
BCDEFG
t, = BCDEFG + BCDEFG 
D
= BDEFG * CDEFG
+ BCDEFG + BCDEFG 
BCDEFG
+ BCDEFG + . BCDEFG
tp. = BCDEFG 4- BCDEFG 4* BCDEFG + BCDEFG
BDEFG 4- CDEFG 4- BCDEFG
t10 = DEFG
trj = BCDEFG 4- BCDEFG + BCDEFG + BCDEFG
BDEFG + ' CDEFG + BCDEFG
t12 - DEFG
^ = BCDEFG + BCDEFG 4 BCDEFG 4- BCDEFG
BDEFG 4- • CDEFG + BCDEFG
tl4 = DEFG
t15 = BCDEFG 4- BCDEFG -i- BCDEFG 4- BCDEFG
BDEFG +. CDEFG -4- BCDEFG
tl6 = DEFG
t17 = BCDEFG >  BCDEFG 4- BCDEFG +' .BCDEFG
BDEFG 4- CDEFG 4- BCDEFG
t1g = BCDEFG 4- BCDEFG 4- BCDEFG 4- BCDEFG
A 5 * 2 Sk  i t c h cl o c o cl i n a
ABC 
ABC
HS 3 = ABC
H3 k = ABC
X = AB
Y - AB
I = . ABCDEFG
JI 
JI
JKLMNO 4- JKLMNO 
JKLMN \
GSS 2 - JIGAMNO 4- JKLMNO
KLMNO
GSS 3 = .JKLMNO .4- JKLMNO
GSS h = JKLMNO *1- JKLMNO
=' KLMNO
GSS 5 = JKLMNO 4- JKLMNO
GSS 6 ~ JKLMNO 4- JKLMNO
GSS 7 = JKLMNO 4- JKLMNO
GSS 8 =  JKLMNO 4- JKLMNO
HS 5 
IIS 6 
GSS 1
HS 1
' HS 2 ~
KLMNO
KLMNO
GSS 9 = JKLMNO + JKLMNO
GSS 10 = JKLMNO + JKLMNO = KLMNO
GSS 11 = JKLMNO + JKLMNO
GSS 12 s JKLMNO + JKLMNO = Id UNO
GSS 13 = JKLMNO * JKLMNO
gss = jkijino + jkijko ■ = klmno
GSS 15 = JKLMNO *!- JKLMNO
GSS 16 = JKLMNO + JKLMNO = KLMNO
GSS 17 ~ JKLMNO + JKLMNO
GSS 18 = JKLMNO + JKLMNO = KLMNO
GSS. 19 = JKLMNO + JKLMNC
GSS 20 = JI-XMI-TO + JKLMNO = KLMNO
GSS 21 = JKLMNO + JKLMNO
GSS 22 = JKLMNO * ' JKLMNO = KLMNO
GSS 23 s JKLMNO + JKLMNO
GSS 2h = JKLMNO + JKLMNO = KLMNO
GSS 25 = JKLMNO * JKLMNO
GSS 2 6 =  JKLMNO * JKLMNO = KLMNO
GSS 27 “
GSS 28 =
GSS 29 =
GSS 30 =
GSS 31 =
GSS 32 ~
g s s  33 >
JKLMNO + JKLMNO
JICLMNO * JKLMNO = KLMNO
jiclhko + jklmno
JKLMNO + JKLMNO = 1CX,MN0
j k l m n o . 4- • jk lm n o
JKLMNO -K JKLMNO - KLMNO
JKLMNO + JKLMNO
u do
< *-<C<x
o ulz
2 UJ
a a«s UJa aoUJ- j
au
UJ UJ
h a
z
o auJ
h- ■*" *-U IS _ o
lu a O cj
—J t_ — a:
o rra u
Ul
2 Ul<:J Ulcc
o
_JUl.a
Q
a :
u l
h ~ UJ K-J ff
< UJcr s~
. a O' "ZUJ < r o
U l CL U
UJ
Z
-J
FI
G
UR
E 
I 
BL
OC
K 
D
IA
G
R
A
M
MO
SA
IC
 
CO
LU
M
N 
S
cu m ^ r' o os  ^ —o  —  o i  r < s •/s
Os
oa
r -
. o
in
•<f
K»
sL}
I
fU
K»
Citur-V
<x
a<s
xu
£
a
o
u.
j
.
' i■ ‘■.A 1
* — .Ui--
— r-— -v^ -
!— “•
]
.-■r 
• ?
r— ■*—
\
—kvirfcir
f. T
'W
kUi
Y~u
d
«c
2
«J
u
0~
a:
ui
O
cJ
UJ
0!
3
tS
CLOCK S
I
C L O C K  2
T      .
S W I T C H  I
SWITCH a
FIGURE ^ ARRANgEMEHT OF T I M IN G
■0— -D I
t'j
< x
u
u .
h
Z
IX.
UJ<5
Z
S
Gi
<S
O
h
h
aJsC
h
IU
&
□
0
E l
— 17^ -0
■0—
Xu
u.
»
»1 \ \ r>
, .
.
/•
~  / \
I I
i I
D
0
\ I
i :
©  _
( A
Ulxu
W t
0 «g 
</S
(
I
h
\
\
O -
«/iLu
m 3
13 C
VI
><
tu
2Ui
VS
2<£Q!
Xu
t
5w
£
a
. o
't
us
£2
D
Vi
LL
A&
'X
AC
E.
W
'T 
TO
 
H£
 
AD
S
it
~ Z l
I I
d Q  W□ H 2: 
h
^ui &u m in
>
St
mfrt
S; |S
Q U U 
0! ^  ■ 
*" us § 
< * £
ft£ lu 
p  X  H u U f-
cs in
Q til
LU Win
*
1 • 
p  ml b “ ?uCpi
p t .2
US'
| ° 8
'r  W Ui V,|
1 % Kg!
f  S 1D|
J-nsJ
I i
i IJ i *
11 > i |
i l l * I
]
£
£
'«£»•O
IU
2
IUL3
■2
g:
gIM
<
X
U
t
5
V1
h*
a
fc
•3l
In
tuor
3
vo
u.
tn
a
<ui
X
o
g
u.
ui
Ho
S
LU
fcf
 j|-
O  o
m
11 p
o -
o -
FI
G
U
R
E 
9(
b)
 
DA
TA
 
SV
M1
TC
U 
A
R
R
Q
M
S
E
^
g
 
R
E
M
O
TE
. 
FB
Q
M
" 
HE
AP
S
D
Cfl
in
£X O
Of
UJ
13
Z<
o:
gi
£
13
s
3u
t
S
vO
lu
o:
D
U3
a
<£
UJ
X
o
h
FI
G 
U
a
S
_
7
_
A
 
- 
D1
M 
E 
NA
TI
ON
AL
 
HE
AD
 
M
A
T
R
IX
D
Sl
o
fO
no
m
ro
FI
G
U
R
E
 
S’ 
4
-
D
IM
EN
SI
O
N
A
L 
HE
AD
 
M
A
T
R
IX
Vyvv
\ /-«-vvyv
— V W v
F
I
G
U
R
E
 
0 
P
U
L
S
E
 
&
E
N
E
P
A
T
O
R
Yc
c.
>
Q
cl
M
Ifi
|/» ML
C L
r m
c»J
1/1tfl
ztr~
~r^ r
$  ni a o fr
5. wtf\f‘
3VJ
£
i
<z
s
0
ui
a
o
0
£
AAAr
&&
*0
Ln cj
Xro
C«
p 2
YC
fi.
&
O
\~
u
s
IfJ
c.,ss©
vs
YC
C
>
O
— # A r — \ {~ /
W W ^
scu
£
£
D
toto(LW
SI
Ctj
UJ 
D! 
D 
UJ
E
— p i  V
p / I  z
s 
0.
1 
pS
43
u
©
o
o
u.
c .
O
o
o
FI
G
UR
E 
IS 
YA
RI
AT
10
1M
 
OF
 
t 
W
IT
H
FI
G
U
R
E 
14
. 
BL
OC
K 
D
IA
G
R
A
M
M
U
LT
IP
LE
X
E
R
 
i 
S
T
A
T
ta
S
E
I?
in ifla a 
4
cc C£
3 g
X g
4 0 4
in
o
A & § h
in m 
D Q &■»D
A A A M / a M  i I J I j !
p A < 3 » &  cl o  &
U
jj
■SO^-
rt>°-
.££*•
P 3-
r
5i>"-
x o -
J
&
i A
>
A a A M / a &
A A sA iA  o i j o
5[>»-
^ o -
! [ > >
i | >
-jf A[>-
6
/ ~ V
&  
-J
A
A
A
CN
cn
X
A
i
a
a
-|>o-
m r x r m
“*~p50— 
■  ■  p ^ ^ » -
~~“p3gr*
•—t>°~ 
— O ’-
<M tn in to
ir*
3
a t <E I
g|ed I
w o
U!
55*r£
ro
u
<$III
<v|w
J$<c-1©
k
V5o.
JJ «»•
m
fc? ***♦
o
a Jy— 3
a Oo
§
l q
g:
fo
S
0 J Q
D
U -ss □D,? O
D Q
n 2
-J
•
ID
*
U-;g— ■■" o
Mu uJ
Ui a
D J
0 P mU a
Ui o£ u 2
to
ci
&
IS
tt
o
6
o
_i
in
Ui
K
□
13
E
SC?JLW33N3S7 DK/SOIM W02SJ
Ka
<53 J
J
1
L
r
<TN
r»
■a
o
a
FI
 S
UR
E 
I 
& 
T
IM
IN
G
 
D
IA
G
R
A
M
RUN OUT
END  O F U N IT
Hr
*-c
MODULO 2h>
M O D U L O  22
MODULO IS
-H
MODULO 2
FIGURE )7  C O N T R O L / COUNTER
FRICTION CLUTCH 
DRIVEN S<sl REV 
SH A F T  WH\CH DF2AVES 
GENEVA WHEEL
*  OFF REED SWITCHES
F IG U R E  \ 8  DR U M DRAYE
ZZiJL
■wwv
cu
F
I
G
U
R
E
 
1 
9 
S
M
H
*
.
 
.
.
C
L
O
C
K
a
p P,LiO<
$ 3. Q *5 !. • ec f~ ^ lu
O.:
lu ^  U j
SHflh!£ et vi
- ju.
: « cs r a  
O p w > 
l- Ci a
\ ^ - ■— x
•U ■<f*•tf
wv«£>
«©
•JS S'Jj 5fe­
ed
*3
D.
fn 
'-. «5 a tSa K
hra, t
Dng£
h g ^ w  
~”N
h A
^  o
& I
a  ^
o  o
\ l<4
FR
OM
 
C
O
U
N
TE
R
S tu
tu
UJ
tT
U“»
AN
D 
M
O
Sn
iC
 
Gr
ZN
E&
AT
OR
.
FROM COUNTERS
O hi M ML LlVCK 1 3 W N h\ ML L K VC 3 3  5
&SS1
ass t
GSSS
• G.SS4- 
0-pD—r G,$$S
6«J
j^ ?s~ (SSSQ
6SS10
&SS1I
p j> —  CS5I2
~IIlO 6SSJ&
CSS/6
C&SS17
&ss\®
r?   (SSS I
^0wJ=[)3._p5D-- 21
Fl&USE 22  6R0UP SELECTOR ADDRESS
TO
 
ME
AD
 
AD
DR
ES
S 
S
Y
S
T
E
M
 ^ € d* c If o,
PG4 - t >
P&l
FROM
TIMING
PULSE
DECODING
P 6 2
! >
t x
f ) ° -
:|>
l>
:>
D
1 >:I>
- [>
iy
D -
-|^ 3w
D>
- O -
- O 0-
■ O -
D > -
{ > -
\
SPACE
O
T
F?
T O
MOSAIC
GEME8ATQ
F1CUPE 23 M E S S R S ?  S T O R E
CO
LU
MN
 
O
U
T
P
U
T
S
vr-vv\?
lu
FI
GU
RE
 
2-*
 
MO
SA
IC
 
G
E
N
E
R
A
T
O
R
F IG U R E  2 5  COMPLETE MACHINE
FIGU RES  2 6  AND 2 7  MECti A N V C A L U j N l T
F I G U R E S  2 8  A N D  2 9  MECHANICAL U N I T  WI TH  RAISED H O TPL ATE
i
F IG U RE 3 0  MECHANICAL.  U M t T
FIGURE 3  1 H E A b  M O D U L E S
fiWD 33 ELECTRONICS PflCKft&l
F IG U R E S  3A- AND 75 MEftE MODULES ( MATCH SHAW5 S C A le")
FIGURE 36 PULSE GENERATOR
\ 00 aS j crfi
i .
t
1 i
i i
vMeum»|r m W fcr tss
i !
1. |
5otbb!e* 5,“
n / • 1 1 I| .. 1 ..... \ \\ \\ \1/ 1 i '» 1j . J ... \ \V
/- 1 1 » 1
Von keg
(2Q4p$)
F IG U R E  3 7  HUGH SPEED SWITCH
EXPERIMENTAL 
THEORETICAL ,
3 DO a 6/cm
F I G U R E .  2 S .  D A T A  S W I T C H
2. jj S /  cm
F l & U R E  3 $  CROUP 5F LECT0R SWITCH
EXPERIMENTAL
T H E O R E T I C A L
WV
C ■—* 
LU
§
<4
ir>
Z £
LU 5
Df <• 
D Vw 
U
UN
o
Fl
&
U
R
E 
4*0
 
UE
AD
 
CU
RR
EN
T 
T
R
A
N
SI
E
N
T
 
R
E
S
P
O
N
S
E
CREED CREED CREED CREED .CREED CREED CREED CREED
F E R R 0 D 0 TFE R E GDQ T F ERR 0 D0 T F ER R D D 0 T F E R R 0 D 0 T F ER R 0 D 0 T r  E E R 0 D 0 T F E R R 0 D 0 T 
ITT  I TT.  . I TT ITT I I T ITT ITT I TT
CREED. . ‘ CREED CREED CREED CREED CREED. CREED CREED
FFRRQD0 TFERR0 DQ TFE R R 0 D 0 T F E R R Q D 0 T F E R R D D G T F C R R 0 D Cl T FERRCDG: FERROnGT 
ITT- . . •' TIT ' -; - 1 IT  • ITT ITT ITT, ITT ITT
CREED.. ' CREED '.GREED'. CREED CREED' CREED CREED.' • CREED
FERRQDOTFERROp 0 1 F ERRD D 0 T F E R R 0 D 0 T F E R R 0 D 0 T F ER R 0 D 0 TFERRDDOT FERRODOT 
ITT - . I T T  v I TT . .  I TT ITT ' ITT I TT I TT
CREED CREED ;  CREED • CREED ‘CREED CREED CREED CREED ,
FERRODOTFERRODGTF.ERRDDOTFERRODOTFERRODOTFERRDDOTFERRDDOTFERRODOT 
I T T -  I I T  . . I T T  I TT I T T .  I TT ' I TT I TT
CREED- CREED . C.REED CREED CREED CREED' CREED CREED .'
FERRDDOTFERRODOJFERRQDOTFERRQDOTFERRDDOTFERRODOT FERRODOT FERRODOT 
ITT I I T  \. - I TT I TT ' I T T  I T T '  ITT  ITT
CREED ' CREED- . CREED CREED- . CREED CREED • CREED : CREED
FERRODOTFERRQDQTFERRODOTFERRQDOTFERRQDOTFERRODGT-FERRDDOTFERRODOT 
ITT - ITT  - c I T T  ITT  ... ITT  . . IT T c  . ITT  IT T  -
CREED' CREEP - CREED CREED CREED CREED CREED' CREED
FERRODOTFERRODOTFERRODGTFERR0 D0 TFERR0 D0 TFERR0 D0 1 r ERRODD :■ FERRODOT . 
ITT ' - - ITT  ITT  -ITT T I T  : IT T  ITT  IT T  ‘
CREED . CREED.-. F. CREED CREED CREED CREED. CREED CREED
FERRODOTFERRDDGTFERRGDGTFERRODOT.FERRDDOTFERRODOTFERRCDG ; FERRODOT 
ITT ITT  ITT  I I T  ITT  I T T . - ;  I TT I TT
CREED CREED -  CREED CREED CREED CREED CREED CREED
FERRODOTFERRDD.OTFERRODOTFERRDDOTFERRODOTFERRODGT FERRODOT FERRODOT 
ITT ITT  ‘ L IT  ' ITT  ITT  I T T ; I I T  I TT
CREED . '- CREED .' - CREED - CREED CREED CREED CREED • CREED
FERRODOTFERRODOTFERRDDOTFERRDDOTFERRODOTFERRODOTFERRODOTFERRODOT 
ITT - ITT  • : ITT  I I T  ITT IT T  ITT ITT
CREED CREED CREED CREED CREED CREED CREED CREED
FERRODDTFERRDDOTFERRDDOTFERRODOTFERR0D0TFERRODOT r ERRGD0TFERRODOT 
ITT ITT ITT  ITT IT T  - I TT.  ITT I TT
CREED ' CREED •' CREED CREED CREED CREED CREED CREED '
FERRODOTFERRODOTFERRODOTFERRODOTFERRODOTFi:RRO.DOTr ERRODOTFERRODOT 
ITT • ITT- '■ ITT  . I I T  ' IT T  . ITT  . ITT  ITT
CREED CREED CREED CREED CREED ' CREED CREED CREED
.FERRODOTFERRODOTFERRODOTFERRODOTFERROD.OTFERRODOT “ ERRODCC FERRODOT 
ITT ITT . I TT I TT I TT ' I TT I TT I TT
CREED CREED 'CREED CREED 'CREED CREED CREED CREED
FERRDDOTFERRODOTFERRDDOTFERRODOTFERRDDOTFERRODOTFERRPDOIFERRODOT 
ITT ITT ITT ITT ITT ITT  - ITT  • . ITT
CREED CREED CREED CREED CREED CREED CREED CREED
FERRODOTFERRDDOTFERRODDTFERR0DDTFERR0D0TFERR0D0Tr ERRDDQCFERRDDOT 
ITT .'. ITT  • ITT  ITT ITT  I T T .  I TT I TT
CREED . ; 'CREED. CREED CREED CREED CREED CREED CREED '
FERRODOTFERRDDQTFERRODOTFERRODOIFERRDDOTFERRODOTFERRODO;FERRODOT 
ITT ITT  . ITT  ITT  ITT  ITT  IT T  IT T
CREED CREED CREED CREED- CREED CREED CREED CREED
FERRDDOTFERRDDGTFERRODDTFERRODOT.FERRPDOTFERRODOTFERRODOTFERRODOT. 
ITT  : ITT  ITT  ITT  ITT  ITT  . . , ITT  IT T
CREED ■ CREED CREED CREED CREED CREED CREED CREED '
FERRDDOTFERRDDOTFERRDDOTFERRDDOTFERRODOTFERRODOTFERRDDOTFERRODOT 
ITT; . i n  . ITT  I T T ,  I TT I TT. .  , I TT  . . .  I TT
CREED CREED CREED CREED CREED CREED CREED CREED " '
FERRODOTFERRODOTFERRODOTFERRODOTFERRODOTFERRODOTFERRODOTFERRODOT
FIGU RE 4-1 PRINT $ PECUViEN
